Branch target instruction cache